

IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A delay locked loop device comprising:
 - a first delay line for receiving an external clock signal and a first ~~delay control~~ comparative signal to generate a first internal clock signal;
 - a second delay line for receiving the external clock signal and a second ~~delay control~~ comparative signal or ~~the~~ a first delay control signal to generate a second internal clock signal;
 - a first delay control block for receiving the external clock signal to generate ~~the~~ a first ~~delay control~~ duty controlled internal clock signal;
 - a second delay control block for receiving the external clock signal to generate ~~the~~ a second ~~delay control~~ duty controlled internal clock signal; and
 - a phase detecting block for receiving the first internal clock signal and the second internal clock signal to generate the on-off signal by comparing a phase of the first internal clock signal with a phase of the second internal clock signal.
2. (Original) The delay locked loop device as recited in claim 1, wherein the second delay control block is disabled in response to the on-off signal when the delay locked loop device is locked.
3. (Original) The delay locked loop device as recited in claim 1, wherein the phase detecting block generates a weight signal in response to the first internal clock signal and the second internal clock signal.
4. (Currently Amended) The delay locked loop device as recited in claim 3, wherein the first delay control block generates a the first duty controlled internal clock signal in response to the first internal clock signal, the second internal clock signal and the weight signal.

5. (Currently Amended) The delay locked loop device as recited in claim 4, wherein the second delay control block generates a the second duty controlled internal clock signal in response to the first internal clock signal, the second internal clock signal and the weight signal.

6. (Currently Amended) The delay locked loop device as recited in claim 1, wherein the second delay line includes a second delay line control unit for receiving the first delay control signal or the second ~~delay control~~ comparative signal to generate a second delay control ~~first delay line enable~~ signal and a second delay enable ~~delay line up down~~ signal as the first delay control signal.

7. (Currently Amended) The delay locked loop device as recited in claim 6, wherein the second delay line further includes:

a coarse delay line for coarsely delaying the external clock signal in response to the ~~first delay line enable~~ second delay control signal and the ~~delay line up down~~ second delay enable signal ~~for coarsely delaying the external clock signal~~; and

a fine delay line for finely delaying the coarsely delayed external clock signal in response to the ~~first delay line enable~~ second delay control signal and the ~~delay line up down~~ second delay enable signal ~~for finely delaying the coarsely delayed external clock signal~~ to generate the first second internal clock signal.

8. (Currently Amended) The delay locked loop device as recited in claim 1, wherein the first delay line includes a first delay line control unit for receiving the first ~~delay control~~ comparative signal to generate a first delay line enable signal and a first ~~delay line up down~~ delay control signal as the first delay control signal and to provide the first delay control signal to the second delay line ~~instead of the second delay control signal~~ when the delay locked loop device is locked.

9. (Currently Amended) The delay locked loop device as recited in claim 8, wherein the first delay line further includes:

a coarse delay line for coarsely delaying the external clock signal in response to the first delay line enable signal and a first delay line up-down control signal ~~for coarsely delaying the external clock signal~~; and

a fine delay line for finely delaying the coarsely delayed external clock signal in response to the first delay line enable signal and a first delay line up-down control signal ~~for finely delaying the coarsely delayed external clock signal~~ to generate the first internal clock signal.

10. (Currently Amended) The delay locked loop device as recited in claim 5, wherein the second delay control block includes:

a direct phase detector for receiving the external clock signal and a delay modeled internal signal to generate the second ~~delay control~~ comparative signal;

a delay model for receiving the second duty controlled internal clock signal to generate the delay modeled internal signal by delaying the second duty controlled internal clock signal during a predetermined modeled delay time; and

a phase mixer for receiving the first internal clock signal, the second internal clock signal, the on-off signal and the weight signal to generate the second duty controlled internal clock signal.

11. (Currently Amended) The delay locked loop device as recited in claim 5, wherein the first delay control block includes:

a direct phase detector for receiving the external clock signal and a delay modeled internal signal to generate the first ~~delay control~~ comparative signal;

a delay model for receiving the first duty controlled internal clock signal to generate the delay modeled internal signal by delaying the first duty controlled internal clock signal during a predetermined modeled delay time; and

a phase mixer for receiving the first internal clock signal, the second internal clock signal and the weight signal to generate the ~~second~~ first duty controlled internal clock signal.

12. (Original) The delay locked loop device as recited in claim 3, wherein the phase detecting block includes:

a mixer controller for generating the on-off signal and the weight signal in response to a phase detecting signal; and

a phase detector for generating the phase detecting signal in response to the first internal clock signal and the second internal clock signal by comparing the phase of the first internal clock signal with the phase of the second internal clock signal.